Úplné zobrazení záznamu

Toto je statický export z katalogu ze dne 22.04.2023. Zobrazit aktuální podobu v katalogu.

Bibliografická citace

.
0 (hodnocen0 x )
EB
EB
ONLINE
Cham : Springer International Publishing : Imprint: Springer, 2017
1 online zdroj
Externí odkaz    Plný text PDF 
   * Návod pro vzdálený přístup 


ISBN 978-3-319-53222-6 (e-kniha)
ISBN 9783319532219 (print)
Springer Theses, Recognizing Outstanding Ph.D. Research, ISSN 2190-5053
Printed edition: ISBN 9783319532219
1. Introduction -- 2. High-level Synthesis of Dynamic Data Structures -- 3. Background -- 4. Heap Partitioning and Parallelisation -- 5. Custom Multi-Cache Architectures -- 6. Conclusion -- Bibliography -- Appendices.
This book presents novel compiler techniques, which combine a rigorous mathematical framework, novel program analyses and digital hardware design to advance current high-level synthesis tools and extend their scope beyond the industrial ‘state of the art’. Implementing computation on customised digital hardware plays an increasingly important role in the quest for energy-efficient high-performance computing. Field-programmable gate arrays (FPGAs) gain efficiency by encoding the computing task into the chip’s physical circuitry and are gaining rapidly increasing importance in the processor market, especially after recent announcements of large-scale deployments in the data centre. This is driving, more than ever, the demand for higher design entry abstraction levels, such as the automatic circuit synthesis from high-level languages (high-level synthesis). The techniques in this book apply formal reasoning to high-level synthesis in the context of demonstrably practical applications.<..
001477598

Zvolte formát: Standardní formát Katalogizační záznam Zkrácený záznam S textovými návěštími S kódy polí MARC